Skip to main content

GPIO Pinout & Electrical Specifications

Pinout Diagram

FREE-WILi includes a 20-pin GPIO header with the following layout:

FREE-WILi Pinout

FREE-WILi Pinout.


FREE-WILi GPIO Header

FREE-WILi GPIO Header

GPIO Pin Descriptions

PinDescriptionDefault DirectionRP2040 GPIOBuffer ChipNotes
1SPI Chip Select OutOutputGPIO13SN74LXC1T45
25V OutOutput--5V power output for external circuits
3GPIO27 OUTOutputGPIO27SN74LXC1T45General purpose I/O
4V PINS INInput--REQUIRED: Sets I/O voltage level (1.1V to 5.5V)
5UART1 Rx INInputGPIO9SN74LXC1T45UART receive
63.3V OutOutput--3.3V power output for external circuits
7UART1 CTS INInputGPIO10SN74LXC1T45UART Clear To Send
8I2C0 SCLIn/OutGPIO17PCA9517I2C clock with software-controlled pullups
9UART1 TX OUTOutputGPIO8SN74LXC1T45UART transmit
10I2C0 SDAIn/OutGPIO16PCA9517I2C data with software-controlled pullups
11UART1 RTS OUTOutputGPIO11SN74LXC1T45UART Request To Send
12SPI1 RX INInputGPIO12SN74LXC1T45SPI receive (MISO)
13SPI1 TX OUTOutputGPIO15SN74LXC1T45SPI transmit (MOSI)
14GPIO 26 INInputGPIO26SN74LXC1T45General purpose I/O
15SPI1 SCLK OUTOutputGPIO14SN74LXC1T45SPI clock
16SWCLK INInputSWCLK-SWD debugger clock input
17GPIO25 OUTOutputGPIO25SN74LXC1T45General purpose I/O (also board status LED)
18SWDIOIn/OutSWDIO-SWD debugger I/O
19GND---Ground reference
20GND---Ground reference

Voltage Level Configuration

Critical: Pin 4 (V PINS IN) MUST have a voltage applied for GPIO functionality to work.

Jumper Configuration

  • 5V Operation: Connect jumper between pins 2 and 4
  • 3.3V Operation: Connect jumper between pins 4 and 6
  • Custom Voltage: Apply 1.1V to 5.5V directly to pin 4

The voltage on pin 4 sets the I/O level for all buffered GPIO pins.

Electrical Specifications

Current Drive Capabilities

SN74LXC1T45 Buffered Pins (UART, SPI, GPIO 25/26/27):

  • Recommended: 24 mA @ 3.3V, 32 mA @ 5V
  • Absolute Maximum: 50 mA (regardless of voltage)
  • Voltage Range: 1.1V to 5.5V (set by V PINS IN)

PCA9517 Buffered Pins (I2C):

  • Maximum: 50 mA
  • Voltage Range: 0.9V to 5.5V (set by V PINS IN)
  • Features: Software-controllable 10kΩ pull-up resistors

Power Supply Pins:

  • Pin 2 (5V): Up to 3A theoretical maximum (shared with entire system)
  • Pin 6 (3.3V): Up to 3A theoretical maximum (shared with entire system)

Buffer Chip Datasheets

SN74LXC1T45 (UART, SPI, GPIO pins):

sn74lxc1t45.pdf

sn74lxc1t45.pdf

pdf

PCA9517 (I2C pins):

PCA9517-3139014.pdf

PCA9517-3139014.pdf

pdf

Pin Direction Control

All GPIO pins can be configured as input or output:

  • GUI Method: Use the GPIO panel in the graphical interface on the device
  • Serial Console: Navigate to Settings > GPIO Directions
    • Important: Settings changes via serial console take effect only after returning to the main menu

Pin directions can be changed dynamically during operation. The RP2040, FPGA, and I/O buffers automatically coordinate direction changes.